Abstract-We present our early design exploration of reconfigurable Threshold Logic Gates (TLG) implemented using Silver-chalcogenide memristive devices combined with CMOS circuits. A variety of linearly separable logic functions including AND, OR, NAND, NOR have been realized in a MatlabSimulink/Cadence co-simulation using a single-layer TLG. The functionality can be changed between these operations by reprogramming the resistance of the memristive devices.
I. INTRODUCTION
Recent progress in memristive devices has spurred renewed interest in reconfigurable and neuromorphic computing architectures [1] . The memristive devices, integrated with conventional CMOS, are expected to realize lowpower circuits with increased reconfigurability and smaller physical layout area [2] . Threshold logic gates (TLG) are an interesting candidate for logic implementation using hybrid memristive-CMOS circuits [3] . We present our early results on TLG design using Silver-Chalcogenide (Ag-Ch) memristive devices developed at Boise State University [4] .
Section II describes the threshold logic gates simulated in this paper. The memristive devices and their programming are described in Section III. Section IV describes circuits used to implement these TLGs. Experiments and results of the co-simulation are described in Section V. The conclusions are portrayed in Section VI.
II. THRESHOLD LOGIC GATE DESIGN
Threshold Logic Gates are single node Artificial Neural Networks (ANNs) designed specifically to implement a logic operation, g(X). The threshold logic gates produce a binary output by passing a weighted summation of several binary inputs (X = [X 1 X 2 · · · X n ]) through a hard-limiting activation function, f ,
where w 0 is a bias or the threshold level [3] . This is conceptualized in Figure 1 . In this paper we are considering the two-input logic operations AND, OR, NAND and NOR. These logic operations are all linearly separable and can be realized by this architecture. To implement a logic operation (or any function) that is not linearly separable, such as XOR and XNOR, the logic must be implemented using a two-layer TLG network.
The same network structure can be used for multiple logic operations, simply by changing the weights, w i . The weights necessary to implement any given TLG are not unique. 
III. MEMRISTIVE DEVICES
The Ag-Ch memristive device acts as a programmable two-terminal resistor which can be programmed to assume a range of continuous resistance states. The resistance of the memristive device is decreased ("program" operation) and increased ("erase" operation) by applying positive and negative voltage pulses, greater than the device threshold voltage, respectively. The memristive device acts as a linear resistor when it receives an input below the threshold voltage. This behavior makes memristive devices suitable for use in reconfigurable hardware.
In our early design exploration using memristive devices, we are implementing neuromorphic circuits using discrete hardware. However, the true potential of these devices will be realized in the second-phase of our research where a fully-integrated platform with memristive devices fabricated in the back-end-of-the-line (BEOL) of a CMOS process will form compact reconfigurable circuit blocks.
A Verilog-A model for the memristive device has been developed and used with CMOS circuits for simulation in Spectre [5] . A memristive device model, similar to [6] , is used to emulate the characteristics of the Boise State memristive device reported in [4] , with appropriate device parameters. This memristive model has a threshold voltage of 150 mV, while the read pulse voltage for the actual memristive devices fabricated and packaged at Boise State University should not exceed 20 mV for repeatable operation. This threshold voltage will be increased to the desired range using a modified material stack in the device. In our simulations, the initial state of the devices can be set to the desired resistance value. However, the algorithms assume random initial states. For the memristive device model used in this paper, the amplitude of 100 mV is chosen sufficiently small in order to avoid disturbing the current state of the device while reading it.
IV. CIRCUIT REALIZATION
The TLG defined in Eq 1 can be realized in discrete hardware using a summing op-amp circuit with memristive devices implementing the weights (w i ). The target logic function is then realized by re-programming the weights (i.e. resistance) of the memristive devices.
To achieve the needed negative weights, the resistors (or memristive devices) are supplemented so the current coming out of the op-amp is negative, and its combination with the current from the memristive device can take both positive and negative values, Figure 3 .
To build the actual hardware for the network, the theoretical weight values in Table I are converted to resistance values for the circuit in Figure 3 . The two resistors, R N and R F , determine the gain of the circuit which sets the range of weights possible in the circuit realization. Adjusting the resistance of the memristive device R M between 1 KΩ and 100 KΩ moves the weights in this range. Table II shows a summary of the resistances needed for the circuit realization to produce the theoretical weights in Table I . A feedback-based adaptive programming circuit has been developed to program the individual memristive devices to predetermined resistance values to create each logic operation. The programing circuit in Figure 4 was built in Cadence and connected to Simulink using the Cadence coupler block. The program-and-erase operation is performed by applying positive and negative pulses (1 µs pulse width) A MATLAB script was written to provide the voltage inputs using a charge-scaling DAC to automatically drive the memristor to a desired resistance. The script generates programing pulses with amplitudes based on the difference between the current resistance of the memristive device and the desired value. If the difference is large, it will send a larger amplitude pulse and vice-versa.
V. EXPERIMENTS AND RESULTS
A Matlab-Simulink/Cadence co-simulation was run to realize four threshold logic gates: AND, NAND, OR, and NOR. The memristive devices were programmed with an iterative search process, to reach the resistance values in Table  II within a tolerance of 100Ω using the device programming method described in Section III.
After the memristive devices were programmed to match all the target resistances, a set of feed forward voltages was applied to the network to confirm the logic outputs for all four AND, NAND, OR, and NOR operations. The results, shown in Figure 5 , show that the circuit built with memristive devices can be programmed and re-programmed to create the four desired logic operators.
The first waveform in th plots shows the clock signal of the circuit, the second and third waveforms show the two binary input signals. The amplitudes of these inputs is set within a range of 100 mV to not disturb the current state of the memristive device. The fourth waveform shows the output voltage superimposed on the 2.5 V virtual ground. The logic output of the comparator is displayed in the fifth window. It is confirmed that the circuit design and programming procedure works correctly.
VI. CONCLUSIONS
We have shown a circuit design capable of realizing four different logic operations by changing the resistance of the memristive devices. The resistance is changed through an iterative procedure to reach resistances determined outside the circuit. This programming procedure can be replaced by a learning algorithm, such as back propagation, to determine those resistance values based on input-output pairs. Hardware implementation of the simulated TLGs is in progress using a discrete memristive device array and an FPGA platform.
Eventually, the memristive devices will be fabricated in the back-end-of-the-line (BEOL) on a CMOS chip, with a compact TLG circuit implementation and comprising of the peripheral circuits for program and read operations. Even though our work thus far has explored feasibility of TLGs with Ag-Ch memristive devices, the integrated TLGs are expected to have a fan-in of >10, switch at >1 GHz speed and dissipate lower static power than a corresponding CMOS implementation.
